Table 1 & 2
Table 3
Table 4
Table 5
Table 6
Table 7
Table 8
Table 9
Table 10
Table 11
Table 12
By Technology Area
By Originating Project
Table view
Linux System - Table 12
>
Packages - Table 11
> verilator
verilator
Verilator is the fastest free Verilog HDL simulator. It compiles synthesizable SystemVerilog into multi-threaded C++ or SystemC code.
Current version
:
4.108
History
Effective Date
Table ID
Version
Download URL
Project URL
Version URL
2024-08-26
12
5.014
download
project
version
2022-03-31
11
4.108
download
project
version